

WHAT IS CLAIMED IS:

- 1 1. A method for load balancing for a plurality of graphics processors
2 configured to operate in parallel, the method comprising:
3 partitioning a display area into at least a first portion to be rendered by a first
4 one of the plurality of graphics processors and a second portion to be rendered by a second
5 one of the plurality of graphics processors;
6 instructing the plurality of graphics processors to render a frame, wherein the
7 first and second graphics processors perform rendering for the first and second portions of the
8 display area, respectively;
9 receiving feedback data for the frame from the first and second graphics
10 processors, the feedback data reflecting respective rendering times for the first and second
11 graphics processors;
12 determining, based on the feedback data, whether an imbalance exists between
13 respective loads of the first and second graphics processors; and
14 in the event that an imbalance exists:
15 identifying, based on the feedback data, which of the first and second
16 graphics processors is more heavily loaded; and
17 re-partitioning the display area to increase a size of the one of the first
18 and second portions of the display area that is rendered by the more heavily loaded
19 one of the first and second graphics processors and to decrease a size of the other of
20 the first and second portions of the display area.
- 1 2. The method of claim 1, wherein the first portion of the display area
2 comprises a first number of contiguous lines of pixels and the second portion of the display
3 area comprises a second number of contiguous lines of pixels.
- 1 3. The method of claim 2, wherein the act of re-partitioning the display
2 area includes shifting a third number of contiguous lines of pixels from the first portion of the
3 display area to the second portion of the display area, the third number being smaller than the
4 first number.
- 1 4. The method of claim 2, wherein the lines of pixels are oriented
2 horizontally.

- 1 5. The method of claim 2, wherein the lines of pixels are oriented
2 vertically.
- 1 6. The method of claim 1, further comprising:
2 assigning a different processor identifier to each of the first and second
3 graphics processors,
4 wherein the feedback data received from each of the first and second graphics
5 processors includes the respective processor identifier.
- 1 7. The method of claim 6, wherein each of the processor identifiers has a
2 numerical value.
- 1 8. The method of claim 1, wherein the feedback data includes a
2 timestamp.
- 1 9. The method of claim 1, wherein the feedback data includes data
2 indicating which of the first and second graphics processors is last to finish rendering the
3 frame.
- 1 10. The method of claim 9, wherein the feedback data from the one of the
2 first and second graphics processors that is last to finish overwrites feedback data from the
3 other of the first and second graphics processors.
- 1 11. The method of claim 9, wherein the act of receiving includes receiving
2 the feedback data for each of a plurality of frames.
- 1 12. The method of claim 11, further comprising:
2 providing a plurality of storage locations, each storage location associated
3 with a different one of the plurality of frames,
4 wherein the act of receiving the feedback data for each of the plurality of
5 frames includes:
6 instructing the first graphics processor to store a first processor
7 identifier in the associated one of the storage locations for each of the plurality of frames after
8 rendering the first portion of the display area for the frame; and
9 instructing the second graphics processor to store a second processor
10 identifier different from the first processor identifier in the associated one of the storage

11 locations for each of the plurality of frames after rendering the second portion of the display
12 area for the frame.

1 13. The method of claim 12, wherein the processor identifier of the one of
2 the of the first and second graphics processors that was last to finish rendering the frame
3 overwrites the processor identifier of the other of the first and second graphics processors in
4 the storage location.

1 14. The method of claim 11, wherein the act of determining includes
2 computing a load coefficient from the feedback data for the plurality of frames, the load
3 coefficient indicating a frequency of one of the first and second graphics processors being last
4 to finish.

1 15. The method of claim 14, wherein a numeric identifier is associated
2 with each of the first and second graphics processors and the load coefficient is an average
3 over the plurality of frames of the numeric identifier of the processor that was last to finish
4 each frame.

1 16. The method of claim 15, wherein the act of determining further
2 includes comparing the load coefficient to an arithmetic mean of the numeric identifiers.

1 17. The method of claim 15, wherein during the act of re-partitioning, an
2 amount by which the size of the first portion of the display area is reduced depends at least in
3 part on a magnitude of the difference between the load coefficient and the arithmetic mean.

1 18. The method of claim 1, further comprising:
2 generating a command stream for each of the first and second graphics
3 processors, the command stream including a set of rendering commands for the frame; and
4 inserting a write notifier command into a command stream for each of the first
5 and second graphics processors following the set of rendering commands, wherein each of
6 the first and second graphics processors responds to the write notifier command by
7 transmitting the feedback data to a storage location.

1 19. A graphics processing system comprising:
2 a graphics driver module; and

3 a plurality of graphics processors configured to operate in parallel to render
4 respective portions of a display area and to provide feedback data to the graphics driver
5 module,
6 the graphics driver module being further configured to detect, based on the
7 feedback data, an imbalance between respective loads of two of the plurality of graphics
8 processors and, in response to detecting an imbalance, to decrease a size of a first portion of
9 the display area that is rendered by a more heavily loaded one of the two graphics processors
10 and to increase a size of a second portion of the display area that is rendered by the other one
11 of the two graphics processors.

1 20. The graphics processing system of claim 19, further comprising a
2 plurality of graphics memories, each graphics memory coupled to a respective one of the
3 graphics processors and storing pixel data for the portion of the display area rendered by the
4 graphics processor coupled thereto.

1 21. The graphics processing system of claim 20, further comprising
2 scanout control logic coupled to the plurality of graphics memories and configured to read
3 pixel data for the display area from the graphics memories.

1 22. The graphics processing system of claim 19, wherein the graphics
2 driver module is further configured to generate a command stream for the plurality of
3 graphics processors, the command stream including a set of rendering commands for a frame
4 and an instruction to each of the two graphics processors to transmit feedback data indicating
5 that the transmitting processor has executed the set of rendering commands.

1 23. The graphics processing system of claim 19, wherein the feedback data
2 includes an indication of which of the two graphics processors was last to finish rendering a
3 frame.

1 24. The graphics processing system of claim 23, wherein the feedback data
2 includes a numeric identifier of the one of the two graphics processors that was last to finish
3 and the graphics driver module is further configured to compute a load coefficient from the
4 numeric identifiers over a plurality of frames.

1 25. The graphics processing system of claim 24, wherein the graphics
2 driver module is further configured to detect an imbalance in the event that the load
3 coefficient is greater than a high threshold or less than a low threshold.

1 26. The graphics processing system of claim 19, wherein each portion of
2 the display area comprises a number of contiguous lines of pixels and wherein the two
3 graphics processors are configured to render adjacent portions.

1 27. The graphics processing system of claim 26, wherein the graphics
2 driver is further configured to decrease the size of the first portion and increase the size of the
3 second portion by shifting a number of lines of pixels from the first portion to the second
4 portion.